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Abstract 
 
Graphene field-effect transistors are fabricated utilizing 
single-crystal hexagonal boron nitride (h-BN), an insulating 
isomorph of graphene, as the gate dielectric. The devices ex-
hibit mobility values exceeding 10,000 cm2/V-sec and current 
saturation down to 500 nm channel lengths with intrinsic 
transconductance values above 400 mS/mm. The work dem-
onstrates the favorable properties of using h-BNas a gate di-
electric for graphene FETs. 
 
Introduction 
 
One of the major obstacles to the development of graphene 
field-effect transistors (GFETs) remains engineering the di-
electric interfaces to the graphene. With the exception of 
“suspended” graphene samples[1], which are not practical for 
devices, most GFETs are fabricated on silicon dioxide sub-
strates and top-gated with high-κ gate dielectrics grown on 
the graphene.   The deposition of these top gate dielectrics 
often involves the initial deposition of a noncovalent func-
tionalization layer absorbed on the graphene surface.[2]  Both 
the top-gate oxide and supporting oxide substrate signifi-
cantly degrade the electronic properties of the graphene.   
Charged impurities trapped in the dielectrics or at the gra-
phene-dielectric interfaces dope the graphene, may signifi-
cantly degrade mobility, and can result in hysteretic current-
voltage characteristics.  Surface polar optical phonons from 
the substrate limit room temperature transport [3] and achiev-
able saturation velocities [4].  In this paper, we present the 
first measurements of GFETs utilizing hexagonal boron ni-
tride (h-BN) as both a gate dielectric and supporting sub-
strate, resulting in dramatically improved transistor current 
voltage characteristics.  
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Figure 1. Back-gated GFET with h-BN gate dielectric.  (a) Atomic 
structure of graphene and hexagonal boron nitride (b) optical micrograph 
of exfoliated h-BN (c) AFM image of h-BN showing different layer 
thickness (d) optical image of GFET; (e) schematic of the back-gated 
device structure in (d) 
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Figure 2. Low-field transport characteristics of GFET device.  
R=1/gds at Vds = 10 mV as a function of Vgs for W/L=3.4mm/
2.8mm.  
µe = 8579 cm2/V-sec  
µh= 10,713 cm2/V-sec  
Basic device structure 
 
h-BN is an insulating isomorph of graphite (Fig. 1) with 
boron and nitrogen atoms occupying the inquivalent A and B 
sublattices in the Bernal structure.  The hexagonal structure 
with strong in-plane bonding makes the surface chemically 
inert and free of dangling bonds and surface charge traps.  
The surface is also atomically flat over large areas. The 
bandgap (5.97 eV) and dielectric properties of h-BN (ε~3-4 
and VBreakdown ~ 0.7 V/nm) compare favorably with SiO2. The 
excellent thermal conductivity of h-BN, 600 times higher 
then silicon dioxide, is also advantageous for FET applica-
tions to minimize device heating.    
 To fabricate graphene-on-BN, we employ a mechanical 
transfer process in which h-BN layers are exfoliated from 
ultra-pure h-BN single crystals and transferred onto prede-
fined metal gates (1nm Cr/ 20nmAuPd).[5] The devices 
shown in Fig. 1 and measured here have a dielectric thickness 
of approximately 8.5 nm. Because the h-BN can be made 
arbitrarily thin (down to a single monolayer) our device ge-
ometry allows us to utilize the same h-BN dielectric layer as 
both a supporting substrate and local-gate dielectric.  This, 
therefore, allows us to fabricate the required FET structure 
without an additional top gate. Cr/Au (1nm/90nm) electrodes 
are used as Ohmic contacts, producing p-type doping of the 
graphene under the contacts because of work-function differ-
ences. After transfer, the graphene on h-BN (as measured by 
atomic force microscopy) is approximately three times less 
rough than on SiO2. 
 
 
Figure 4. Intrinsic device IV characteristics.  Intrinsic IV curves 
after the contact resistance extraction from the measured curves of 
Fig. 3. Channel length of (a) 3 µm; (b) 1 µm; and (c) 0.44 µm.  Model 
fits (solid lines) are shown along with measured data. 
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Figure 3. Current-voltage characteristics of GFET devices. (a) 3 
µm channel length, (b) 1 µm channel length, (c) 0.44 µm channel 
length  for Vgs -2V to 0V in 0.5V steps 
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Low-field transport 
 
Fig. 2 shows the channel resistance (1/gds) at Vds = 10 mV 
as a function of Vgs for a W/L = 3.4 μm/2.8 μm device.  Low-
field mobility of these devices exceeds 10,000 cm2/V-sec, as 
extracted from fits to the low-field transport measurements. 
The carrier concentration in the channel is given by Eq. 1 
(Fig. 7(b)) where n0 is the minimum sheet carrier concentra-
tion as determined by disorder and thermal excitation. Here, 
n0 is approximately 2.2 x 1011 cm-2.  Cg (≅363 nF/cm2) is given 
by the parallel combination of the electrostatic capacitance of 
the gate and the quantum capacitance of graphene (which 
ultimately limits achievable gate capacitances).  There is al-
most no doping of the graphene channel with the location of 
the Dirac point given by V0≅	 -0.07 V and with a gate-voltage 
hysteresis of less then 10 mV at room temperature. BN-
supported devices appear to be more stable compared to their 
SiO2-supported counterparts, as heating and high-bias stress 
have virtually no effect on the transport characteristics.  For a 
p-type channel (matching the doping of the source and drain 
contacts), the contact resistance is approximately 673 Ω/µm2.  
n-type channels show a contact resistance that is approxi-
mately 31 % higher for this device geometry because of the 
additional resistance of the p-n junction at the source/drain; 
therefore, subsequent large-signal characterization are per-
formed with these devices as pFETs. 
 
Current-voltage characteristics 
 
 Fig. 3 shows the I-V characteristics measured from de-
vices with channel lengths of 3 μm, 1 μm, and 0.44 μm. In 
the unipolar regime, Vsd < Vsd-kink, the GFETs show saturating 
I-V characteristics, where Vsd-kink is the drain bias at which the 
Dirac point enters the channel.[4] Because these devices are 
still limited by contact resistance, intrinsic device IV charac-
teristics are shown in Fig. 4 after the extraction of the meas-
ured contact resistance. The 0.44-µm-channel-length device 
shows an intrinsic Ion of more than 1 mA/µm.  Fig. 5 shows 
the associated intrinsic transconductance for this same 0.44-
μm-channel-length device as a function of Vsd for different 
values of Vgs. The peak intrinsic transconductance, obtained 
after the extraction of the contact resistance exceeds 400 
mS/mm and is independent of channel length as plotted in 
Fig. 6, consistent with velocity-saturation-dominated trans-
port. This value is approximately 2.6 times higher than previ-
ously reported values on SiO2-supported samples [4], even 
though the effective gate capacitance is 30 % lower.  
 
Device modeling and velocity saturation 
 
Fig. 7 outlines the basic field-effect modeling of the de-
vices (these model fits are shown in Fig. 4). The carrier-
dependent saturation velocity (vsat) which assumes a simple 
nonequilibrium Fermi surface shown in Fig. 7a is given by 
Figure 6. Maximum intrinsic  transconductance (gm) as a function 
channel length. The dashed line shows the average value of 415 mS/mm 
Figure 5. Intrinsic small-signal transconductance (gm) as a function of 
drain-to-source voltage (Vsd) for 0.44 µm channel length 
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Vgs=-0.5V 
Vgs= 0V 
Figure 7. GFET Modeling. (a) shows the the nonequilibrium Fermi 
surface used for the modeling (b) equations used for field-effect modeling. 
E(k) is the complete elliptic integral of the second kind; K(k) is the 
complete elliptic integral of the first kind   
!"#
!$#
!"#
%&#
! 
n(x) = n02 + (
Cg
e (Vgs "V0 "V (x))
2
! 
vd (x) =
µE
1+ µE vsat
! 
Id =W Ld en(x)vd (x)dx
0
L
"
! 
vsat =
2 (k f "#)2 ((k f2 +#2)E "
4k f#
(k f "#)2
$ 
% 
& 
' 
( 
) " (k f2 +#2)K "
4k f#
(k f "#)2
$ 
% 
& 
' 
( 
) )
3k f2*#
'&# !"#$%&'%
!"#$%('%
!"#$%)'%
!"#$%*'%
  
! 
vsat " v f
!#
E f
!"#$%+'%for 䉩! << EF  
the expression in Eq. 3, and approaches vF for  ℏΩ>>EF. Fur-
thermore, we explicitly include the density-dependence of vsat 
self-consistently in the current-voltage model, which was not 
done in previous analyses.[4] Fig. 8 shows vsat as a function 
of 1/n1/2 (for an overdrive sufficiently large to ensure a unipo-
lar channel) where n is taken at the drain of the channel for 
three different channel lengths. vsat exceeds 1.14 x 107 cm/sec 
at sheet densities of more than 4.5 x 1012 cm-2, more than two 
times higher than results on SiO2-supported devices with 
high-κ gate dielectrics. [4] The slope of the curves indicates 
the optical phonon energy of approximately 40 meV, signifi-
cantly less than the surface polar optical phonon energy of 
100 meV for BN. Such lower energies have been observed 
consistently for GFET devices at high densities[6] and remain 
the subject of active investigation. 
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Figure 8. Saturation velocity plotted versus square root of the drain 
density for different channel lengths as extracted from the model fits. 
The dashed line shows a slope corresponding to !"=40 meV 
!"=40 meV 
